Write a VHDL process to implement the following circuit using a for loop. The empty blocks are the same as the first two blocks.