In the context of developing and implementing algorithms on an FPGA, which tool is used to synthesize Verilog codes and download the final bit-stream to the hardware platform?
A) ModelSim
B) Quartus II
C) Vivado
D) Keil µVision